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This version of the SpaceCube will
be a full-fledged, onboard space pro-
cessing system capable of 2500+ MIPS,
and featuring a number of plug-and-
play gigabit and standard interfaces, all
in a condensed 3×3×3 form factor [<10
watts and < 3 lb (≈1.4 kg)]. The main
processing engine is the Xilinx SIRF ra-
diation-hardened-by-design Virtex-5
FX-130T field-programmable gate
array (FPGA).  
Even as the SpaceCube 2.0 version
(currently under test) is being targeted
as the platform of choice for a number
of the upcoming Earth Science Decadal
Survey missions, GSFC has been con-
tacted by customers who wish to see a
system that incorporates key features of
the version 2.0 architecture in an even
smaller form factor. In order to fulfill
that need, the SpaceCube Mini is being
designed, and will be a very compact and
low-power system. A similar flight system
with this combination of small size, low
power, low cost, adaptability, and ex-
tremely high processing power does not
otherwise exist, and the SpaceCube Mini
will be of tremendous benefit to GSFC
and its partners. 
The SpaceCube Mini will utilize
space-grade components. The primary
processing engine of the Mini is the Xil-
inx Virtex-5 SIRF FX-130T radiation-
hardened-by-design FPGA for critical
flight applications in high-radiation en-
vironments. The Mini can also be
equipped with a commercial Xilinx Vir-
tex-5 FPGA with integrated PowerPCs
for a low-cost, high-power computing
platform for use in the relatively radia-
tion-benign LEOs (low-Earth orbits). In
either case, this version of the Space-
Cube will weigh less than 3 pounds
(≈1.4 kg), conform to the CubeSat
form-factor (10×10×10 cm), and will be
low power (<10 watts for typical applica-
tions). The SpaceCube Mini will have a
radiation-hardened Aeroflex FPGA for
configuring and scrubbing the Xilinx
FPGA by utilizing the onboard FLASH
memory to store the configuration files.
The FLASH memory will also be used
for storing algorithm and application
code for the PowerPCs and the Xilinx
FPGA. In addition, it will feature high-
speed DDR SDRAM (double data rate
synchronous dynamic random-access
memory) to store the instructions and
data of active applications. This version
will also feature SATA-II and Gigabit
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This innovation is a high-voltage, low-
power BNC (Bayonet Neill–Concelman)
feedthrough that enables the user to ter-
minate an instrumentation cable prop-
erly while connected to a high voltage,
without the use of a voltage divider. This
feedthrough is low power, which will not
load the source, and will properly termi-
nate the instrumentation cable to the in-
strumentation, even if the cable imped-
ance is not constant.
The Space Shuttle Program had a re-
quirement to measure voltage transients
on the orbiter bus through the Ground
Lightning Measurement System (GLMS).
This measurement has a bandwidth re-
quirement of 1 MHz. The GLMS voltage
measurement is connected to the or-
biter through a DC panel. The DC panel
is connected to the bus through a non-
uniform cable that is approximately 75 ft
(≈23 m) long. A 15-ft (≈5-m), 50-ohm tri-
axial cable is connected between the DC
panel and the digitizer. Based on calcu-
lations and simulations, cable reso-
nances and reflections due to mis-
matched impedances of the cable
connecting the orbiter bus and the digi-
tizer causes the output not to reflect ac-
curately what is on the bus. A voltage di-
vider at the DC panel, and terminating
the 50-ohm cable properly, would elimi-
nate this issue. Due to implementation
issues, an alternative design was needed
to terminate the cable properly without
the use of a voltage divider.
Analysis shows how the cable reso-
nances and reflections due to the mis-
matched impedances of the cable 
connecting the orbiter bus and the digi-
tizer causes the output not to reflect ac-
curately what is on the bus. After simu-
lating a dampening circuit located at the
digitizer, simulations were performed to
show how the cable resonances were
dampened and the accuracy was im-
proved significantly. Test cables built to
verify simulations were accurate. Since
the dampening circuit is low power, it
can be packaged in a BNC feedthrough.
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The FPGA implementation offers a
low-cost, flexible solution compared to
traditional ASIC (application specific
integrated circuit) and can be inte-
grated as an intellectual property (IP)
for part of, e.g., a design that manages
the instrument interface. The FPGA im-
plementation was benchmarked on the
Xilinx Virtex IV LX25 device, and
ported to a Xilinx prototype board. The
current implementation has a critical
path of 29.5 ns, which dictated a clock
speed of 33 MHz. The critical path delay
is end-to-end measurement between the
uncompressed input data and the out-
put compression data stream. The im-
plementation compresses one sample
every clock cycle, which results in a
speed of 33 Msample/s. The implemen-
tation has a rather low device use of the
Xilinx Virtex IV LX25, making the total
power consumption of the implementa-
tion about 1.27 W.
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